aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/sgi-ip30/ip30-common.h
diff options
context:
space:
mode:
authorWe-unite <3205135446@qq.com>2025-03-08 22:04:20 +0800
committerWe-unite <3205135446@qq.com>2025-03-08 22:04:20 +0800
commita07bb8fd1299070229f0e8f3dcb57ffd5ef9870a (patch)
tree84f21bd0bf7071bc5fc7dd989e77d7ceb5476682 /arch/mips/sgi-ip30/ip30-common.h
downloadohosKernel-a07bb8fd1299070229f0e8f3dcb57ffd5ef9870a.tar.gz
ohosKernel-a07bb8fd1299070229f0e8f3dcb57ffd5ef9870a.zip
Initial commit: OpenHarmony-v4.0-ReleaseOpenHarmony-v4.0-Release
Diffstat (limited to 'arch/mips/sgi-ip30/ip30-common.h')
-rw-r--r--arch/mips/sgi-ip30/ip30-common.h23
1 files changed, 23 insertions, 0 deletions
diff --git a/arch/mips/sgi-ip30/ip30-common.h b/arch/mips/sgi-ip30/ip30-common.h
new file mode 100644
index 000000000..7b5db24b6
--- /dev/null
+++ b/arch/mips/sgi-ip30/ip30-common.h
@@ -0,0 +1,23 @@
1/* SPDX-License-Identifier: GPL-2.0-only */
2
3#ifndef __IP30_COMMON_H
4#define __IP30_COMMON_H
5
6/*
7 * Power Switch is wired via BaseIO BRIDGE slot #6.
8 *
9 * ACFail is wired via BaseIO BRIDGE slot #7.
10 */
11#define IP30_POWER_IRQ HEART_L2_INT_POWER_BTN
12
13#define IP30_HEART_L0_IRQ (MIPS_CPU_IRQ_BASE + 2)
14#define IP30_HEART_L1_IRQ (MIPS_CPU_IRQ_BASE + 3)
15#define IP30_HEART_L2_IRQ (MIPS_CPU_IRQ_BASE + 4)
16#define IP30_HEART_TIMER_IRQ (MIPS_CPU_IRQ_BASE + 5)
17#define IP30_HEART_ERR_IRQ (MIPS_CPU_IRQ_BASE + 6)
18
19extern void __init ip30_install_ipi(void);
20extern struct plat_smp_ops ip30_smp_ops;
21extern void __init ip30_per_cpu_init(void);
22
23#endif /* __IP30_COMMON_H */